Abstract: This brief analyzes the performance of regulated cascode (RGC) topology and develops a broadband transimpedance amplifier (TIA) incorporated with a novel dual shunt-feedback configuration. Compared to traditional RGC circuit, the proposed TIA improves the natural frequency and optimizes the damping factor. Furthermore, the common source auxiliary amplifier is replaced by an inverter amplifier to provide extra gain and reduce the equivalent input noise current. Based on 0.18-µm CMOS technology, a TIA with enhanced RGC structure was optimized and implemented, and the fabricated chip was mounted on a Rogers 4003C printed circuit board. The experimental results demonstrate a 5.2 GHz bandwidth and a 60.5 dBΩ transimpedance gain for 0.5 pF photodetector capacitance. The fluctuation of group delay is less than 50 ps, and the measured average equivalent input noise current density is about 14.99 pA/√Hz. The chip consumes 28.4 mW using 1.8 V supply.
Introduction
With the rapid development of the Internet of Things (IoT), cloud computing, and mobile Internet, the data volume grows dramatically, and high-speed information communicate between board-to-board, chip-to-chip and on-chip has become necessary [1, 2] . However, due to the bottleneck effect, traditional electrical interconnect is difficult to solve the problem. As an alternative solution, optical interconnection was proposed and became the hot issues in the field of optoelectronic integration [3, 4] .
As the first active building block in optical receiver link, transimpedance amplifier (TIA) directly determines the whole performance, such as sensitivity, speed, and dynamic range [5] . Therefore, the design of TIA is one of critical steps to realize the high-performance optical interconnection system. To meet the requirements of low cost, high integration, and high manufacturability, TIAs based on CMOS technology have been actively investigated in the past decade. Due to the features of wide bandwidth and low power consumption, TIAs with regulated cascode (RGC) topology are widely explored in broadband optical receiver system [6, 7, 8, 9, 10, 11] . Nevertheless, the input impedance of conventional RGC TIA needs to be further modified to provide enough bandwidth. Up to now, numerous approaches to achieving wide bandwidth have been proposed, such as series inductor peaking [6] , T-matching network [7] , multi-path TIAs [8] , and capacitive degeneration technique [9] . Yet, wide-band obtained by these techniques is at the expense of large chip area or/and gain reduction. Besides, along with the scaledown of CMOS technology, designers began to use advanced technology to improve the performance of TIA [10, 11] . However, there still have many problems, such as high cost, large leakage current, and constrained circuit structure caused by low supply voltage.
To relax the input parasitic effects affecting the bandwidth for Gigabit class links, the RGC input stage needs to be further enhanced. In this brief, we exploit a novel dual shunt-feedback structure to isolate the large photodetector (PD) capacitance and enhance the bandwidth of RGC circuit. Furthermore, the common source (CS) auxiliary amplifier is replaced by an inverter amplifier to compensate the gain reduction and reduce the input noise current.
In Section 2, the proposed structure is discussed in detail, including aspects of bandwidth, gain, and noise. Section 3 presents the building blocks of the proposed TIA. In Section 4 the measurement results are presented and analyzed. And finally the conclusion is given in Section 5.
2 Circuit design and analysis 2.1 Conventional RGC structure As show in Fig. 1(a) , the conventional RGC topology is combined by a common gate (CG) main amplifier and a CS auxiliary amplifier. Due to the active feedback network formed by M 2 and R 2 , the input resistance of RGC circuit is smaller than the CG amplifier, so the bandwidth is extended. To simulate the PD's behavior, the input node is connected with a capacitance (C pd ¼ 0:5 pF) and an AC current source (I pd ). Neglecting the body-effect of transistor M 2 and the channel length modulation of transistor M 1 and M 2 , the input resistance of RGC topology can be found easily as
where G M1 and G M2 are the transconductance values of M 1 and M 2 , respectively. Compared to other part, the gate-drain capacitance (C gd2 ) of M 2 is negligible, the transfer function of RGC topology in Fig. 1(a) can be derived by
where the damping factor ¦ and the natural frequency ! n , which determine the bandwidth of RGC topology, can be expressed as
where,
, C pd is the PD capacitance, C pad and C ESD are respectively the parasitic capacitances of bonding pad and electro-static discharge circuit, C gs1 is the gate-source capacitance of
is the gate-source capacitance of M 2 , C gd1 is the gate-drain capacitance of M 1 . According to (2) , the low-frequency transimpedance gain of the RGC is given by
Since there is only a single-loop feedback, the input transistor (M 2 ) would operate in linear region when the input current experiences a large variation, which introduces much nonlinearity. Since equation (2) is a typical second-order system, the values of R 1 , R 3 or/and G M2 should be increased to obtain the Butterworth response [12] , but it would affect the bias conditions and deteriorate the linearity performance of RGC circuit.
Dual shunt-feedback structure
To solve the above problems, a novel RGC topology is proposed, as shown in Fig. 1(b) . A local feedback stage, consisting of R f , M 3 and I S , has been added in conventional RGC circuit. This dual shunt-feedback structure not only enhances the dynamic range of input current, but also makes the input node more virtual ground, which means that the modified circuit is more stable and the input resistance becomes smaller than before. Moreover, the feedback stage can also raise the natural frequency and optimize the damping factor.
Since the source follower (SF) composed of transistor M 3 and current source I S approximately has a unity voltage gain, the feedback resistor R f can be regarded as a direct connection between the feedback signal input and output in the AC analysis. The input resistance of the proposed RGC topology is about
As above, neglecting the effect of the gate-drain capacitance (C gd2 ) of M 2 , the transfer function of enhanced RGC circuit can be derived as
where
Comparing (9) with (4), we can obviously find that the numerator of the natural frequency ! nE is added with a term of [
. Suppose all other conditions to be the same for both topologies except for R f , the pole frequency of the enhanced RGC, which equals to ! nE when E 1 [12] , must be higher than that without R f . The relationship between R f and the pole of enhanced RGC is shown in Fig. 2 , where R f increases in the direction of arrows. As can be seen, both the real part and the absolute of imaginary part of the two complex conjugate poles increase with increasing R f , and the pole frequency is always higher than that of conventional RGC circuit. Although the poles derived from (7) have a little deviation from the results of HSPICE simulation, it still confirms our circuit analysis and design procedure. Fig. 3 shows the variation of damping factor 2 E with R f based on (8) . The damping factor E gradually approaches 1= p 2 as R f increases, so the introduction of R f is beneficial to achieve a maximally flat frequency response. In practice, considering the effects of other high frequency poles of the circuit, the desired value of E is usually less than 1= p 2 for Butterworth response. The inset in Fig. 3 shows the normalized frequency response based on (9) . The results show that the bandwidth of the enhanced RGC is significantly improved with increasing R f in a certain extent. Combining Fig. 2 with Fig. 3 , we can obtain the following results: when R f is small, the pole frequency can reach a maximum and E > 1= p 2, which leads to a severe high frequency attenuation before reaching the pole frequency, so a low −3 dB bandwidth is created. When R f is large, a low pole frequency and E < 1= p 2 result in a greater gain ripple near the poles and reduce the loop stability. Therefore, to obtain maximum bandwidth and best flatness, an appropriate value of R f should be selected.
TIA input stage implementation
As we know, it is an important way to improve the performance of RGC by boosting the auxiliary amplifier gain, which has a significant effect on the RGC gain and noise performance. Therefore, the CS auxiliary amplifier in Fig. 1(a) is replaced by an inverter amplifier, as shown in Fig. 4 . Although the RGC with an inverter auxiliary amplifier has been reported in 40-nm CMOS technology [11] , it is not suitable to the 0.18-µm CMOS technology platform due to the different supply voltage. To insure the transistor M 5 operates in the saturation region and has a proper gate voltage, a SF, consisting of a PMOS transistor M 4 and the resistor R 4 , is introduced (like a high-pass filter). Through reusing the bias current, the auxiliary amplifier gain is boosted without consuming extra power. Since the voltage gain of the SF is about unity, so we ignore the effects of M 4 and R 4 in the AC analysis. Neglecting the gate-drain capacitance (C gd2 ) of M 2 , the complete transfer function of the proposed TIA input stage can be expressed as
R M1 and R M5 are respectively the channel length modulation resistance of M 1 and M 5 , and G M5 represents the transconductance of M 5 . The low-frequency transimpedance can be obtained from (10) and written as
Comparing (11) with (5), the low-frequency transimpedance of conventional RGC is reduced by R f , resulting from the denominator of (11) increased a term of [
Since the voltage gain of the inverter amplifier is much higher than the gain of the CS amplifier, the proposed TIA input stage could be compensated for the reduced gain caused by R f . The calculated frequency response is shown Fig. 5 . The −3 dB bandwidth enhancement is from 4 GHz to 6 GHz while maintaining almost the same transimpedance gain.
Noise analysis
Since the proposed circuit operates in gigabit-per-second optical interconnection link, the flicker noise is neglected, and only the thermal noise of resistance and the channel thermal noise of MOS transistor are considered. Due to the large input resistance and the small output load, the effect of the SF stage on noise analysis can also be ignored [13] . Thus, the small-signal circuit model for noise analysis of the proposed TIA input stage can be described as in Fig. 6 .
Assuming all the noise sources are independent, and satisfy the theory of linear superposition, the output noise voltage can be initially evaluated from Fig. 6 , then the equivalent input noise current can be derived from I 2 n inE ¼ V 2 n out =A 2 CE all ðsÞ, and can be described as follow
where k is the Boltzmann constant, T is the absolute temperature, £ is the noise factor of the MOSFET and A CE all ðsÞ is the transimpedance gain of proposed TIA input stage. From the Fig. 1(a) , we can also derive the equivalent input noise current spectral density of conventional RGC as follow.
Comparing (13) with (12), the input-referred noise of the proposed RGC has a slight increase at low frequency, resulted from the feedback resistor R f , but it has almost the same values at high frequency because A CE all ðsÞ is far more than A C ðsÞ, as shown in Fig. 5, and R 
, the noise level of the proposed TIA input stage is also reduced by increasing the load (R O ) of auxiliary amplifier. The simulation results of equivalent input noise current density spectrum of the two circuits are shown in Fig. 7 . As can be seen, the equivalent input noise current density of the proposed TIA input stage is only a little more than that of conventional RGC. Within the interesting bandwidth, the average noise current density of the proposed RGC is about 12.59 pA/ p Hz. 
TIA circuit implementation
To suppress common-mode noise from power supply and substrate, and ensure the electrical properties of input stage [14] , a TIA circuit incorporating the proposed dual shunt-feedback configuration is presented, and a simple PD model is included, as shown in Fig. 8 . A CS amplifier is inserted between TIA input stage and output buffer to enhance the reverse isolation (S 12 ). Additionally, the CS amplifier can also eliminate the low-frequency pole introduced by the inter-stage parasitic capacitance. In Section II, we ignored the gate-drain capacitor C gd2 in analyzing the transfer function of RGC input stage. In fact, when the proposed input stage is connected to the following stage (like buffer or limiting amplifier), the lowfrequency pole might be introduced at the output node due to high resistance and parasitic capacitance, thus reducing the overall bandwidth. To eliminate this low-frequency pole, the capacitive degeneration technique was used in CS amplifier [13] .
To enlarge the driving capability of signals from the TIA for addressing the testing instruments load of 50 Ω, an output buffer is included in our implementation. The passive inductors, L A and L B , are added to form a ³-matching network, which alleviates the bandwidth limitation of output buffer. Once subsequent circuit 
Chip fabrication and measurement results
As a proof of concept, the proposed circuit was implemented in 0.18-µm CMOS technology (f T ¼ 30 GHz) with an on-chip MIM capacitor of C pd ¼ 0:5 pF which used to mimic the effect of the PD capacitance. Fig. 9 shows the chip microphotograph, where the core area of TIA is only 0.036 mm 2 . The chip is mounted on a Rogers 4003C printed-circuit board with 50 Ω transmission lines for measurement, it draws a current of 15.78 mA from 1.8 V supply.
S-parameters measurement with single-ended is shown in Fig. 10 by using Agilent E5071C vector network analyzer, where the unused ports are terminated at 50 Ω. The input reflection coefficient (S 11 ) and the return loss (S 22 ) are less than −10 dB in the frequencies below 5.5 GHz, which mean the input/output network matches quite well. The transimpedance gain derived from the measured Sparameters is also shown in Fig. 10 . A −3 dB bandwidth of 5.2 GHz with a transimpedance of 54.5 dBΩ can be achieved. The transimpedance rolls off to the −3 dB bandwidth with less than 2 dB in-band ripple. Considering the differential structure of the proposed TIA, an extra 6 dB should be added to the singleended gain, the actual transimpedance gain should be 60.5 dBΩ.
The phase response and group-delay variation are shown in Fig. 11 . The whole measured group-delay variation is about 50 ps over the −3 dB bandwidth. The output integrated noise measured by Agilent DSA-K 93204A oscilloscope is shown in Fig. 12 [2, 14] . The measured output noise voltage is 0.431 mV pp . After subtracting the background noise of 0.322 mV pp contributed by the oscilloscope, the calculated input referred noise current density is equal to 14.99 pA/ p Hz. A 2 31 -1 pseudorandom bit sequence (PRBS) is generated from Agilent M8041B pulse pattern generator, and the eye diagram demonstrated using Agilent DSA-K 93204A oscilloscope. The measured eye diagrams for data rate of 5 Gb/s and 7.5 Gb/s with different input current swing are shown in Fig. 13 . The TIA takes on good eye-opening and thinner eyelids, and the whole eye diagram is clear and symmetrical. Based on the measurements, the maximum output swing of the TIA is about 200 mV P-P . The estimated sensitivity of the proposed TIA for bit error rate (BER) of 10 À12 is 15.13 µA for 7.5 Gb/s operation by extrapolation using the Q function [13, 15] . A performance summary of the present TIA and comparison with previously published works are shown in Table I . Obviously, the proposed TIA can achieve high gain, wide-band and high electrical sensitivity simultaneously.
Conclusion
In this brief, a dual shunt-feedback topology based on conventional RGC has been proposed for enhancing bandwidth and implemented in 0.18-µm CMOS technology. The TIA shows a good eye performance up to 7.5 Gb/s with −3 dB bandwidth of 5.2 GHz. By adopting an inverter as the auxiliary amplifier, the transimpedance gain can be up to 60.5 dBΩ, and the equivalent input noise current density is about 14.99 pA/ p Hz. Considering the effects of parasitic capacitance and the bonding wire of PCB, there is a little different between the experimental results and the simulation results, but it still confirm the feasibility of the design of the proposed circuit.
